

10/090239

03/03/02

U.S. UTILITY Patent Application

PATENT NUMBER and
ISSUE DATE

A PPL NUM 10090239	FILING DATE 03/01/2002	CLASS 326	SUBCLASS 47	GAU 2819	EXAMINER Anh Tran
**APPLICANTS: Ghia Atul V.; Vadi Vasisht M.; Bekele Adebabay M.; Costello Philip D.; Verma Hare K.;					
<h1>Best Available Copy</h1>					
**CONTINUING DATA VERIFIED:					
** FOREIGN APPLICATIONS VERIFIED:					
PG-PUB <input type="checkbox"/>		DO NOT PUBLISH <input type="checkbox"/>		RESCIND <input type="checkbox"/>	
Foreign priority claimed <input type="checkbox"/> yes <input checked="" type="checkbox"/> no 35 USC 119 conditions met <input type="checkbox"/> yes <input checked="" type="checkbox"/> no Verified and Acknowledged Examiners's initials <i>AT</i>				ATTORNEY DOCKET NO X-1061 US	
TITLE : Low jitter clock for a physical media access sublayer on a field programmable gate array <small>U.S. DEPT. OF COMM./PAT. & TM-PTO-436 (Rev. 12-94)</small>					

NOTICE OF ALLOWANCE MAILED		CLAIMS ALLOWED	
10/28/03		Assistant Examiner	Total Claims 58 Print Claim for O.G. 1
ISSUE FEE		DRAWING	
Amount Due \$1330	Date Paid	Sheets Drwg. 4 Figs. Drwg. 4 Print Fig. 2	
<input type="checkbox"/> TERMINAL DISCLAIMER		Primary Examiner 10/24/03 PREPARED FOR ISSUE	Application Examiner
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.			

FILED WITH:

☐ DISK (CRF)

☐ CD-ROM

(Attached in pocket on right inside flap)